Optimization of combinational and sequential logic circuits for low power using precomputation