Optimizing the Control Hierarchy of an ECC Coprocessor Design on an FPGA Based SoC Platform