Parametric yield in FPGAs due to within-die delay variations: a quantitative analysis