Performance/area efficiency in chip multiprocessors with micro-caches