Physical Design of FPGA Interconnect to Prevent Information Leakage