Power Reduction in Large Fan-in CMOS Gates in Logic Arrays Using Selective Precharge