Preprocessing Strategy for Effective Modulo Scheduling on Multi-issue Digital Signal Processors