Rapid Exploration of Pipelined Processors through Automatic Generation of Synthesizable RTL Models