Realistic-Faults Mapping Scheme for the Fault Simulation of Integrated Analogue CMOS Circuits