Realization and performance comparison of sequential and weak memory consistency models in network-on-chip based multi-core systems