Reducing test time with processor reuse in network-on-chip based systems