Run-Time Performance Optimization of an FPGA-Based Deduction Engine for SAT Solvers