Scheduling instruction effects for a statically pipelined processor