Simulation acceleration of transaction-level models for SoC with RTL sub-blocks