Studying a GALS FPGA architecture using a parameterized automatic design flow