Switching-activity driven gate sizing and Vth assignment for low power design