Synthesis and Implementation of RAM-Based Finite State Machines in FPGAs