Synthesis of Low-Power Selectively-Clocked Systems from High-Level Specification