System-Level Design for FPGAs