Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip