Thread-level parallelization and optimization of NWChem for the Intel MIC architecture