TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs