Toward reducing processor simulation time via dynamic reduction of microarchitecture complexity