Tradeoff between data-, instruction-, and thread-level parallelism in stream processors