Transformation and synthesis of FSMs for low-power gated-clock implementation