Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits