Verification of the Generic Architecture of a Memory Circuit Using Parametric Timed Automata