VLSI Architectures for Programmable Sorting of Analog Quantities with Multiple-Chip Support