Voter insertion algorithms for FPGA designs using triple modular redundancy