Wirelength modeling for homogeneous and heterogeneous FPGA architectural development