Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog