Sciweavers

1040 search results - page 91 / 208
» A Comparative Performance Evaluation of Write Barrier Implem...
Sort
View
CF
2010
ACM
14 years 2 months ago
On-chip communication and synchronization mechanisms with cache-integrated network interfaces
Per-core local (scratchpad) memories allow direct inter-core communication, with latency and energy advantages over coherent cache-based communication, especially as CMP architect...
Stamatis G. Kavadias, Manolis Katevenis, Michail Z...
PPOPP
2010
ACM
14 years 6 months ago
Is transactional programming actually easier?
Chip multi-processors (CMPs) have become ubiquitous, while tools that ease concurrent programming have not. The promise of increased performance for all applications through ever ...
Christopher J. Rossbach, Owen S. Hofmann, Emmett W...
ACL
2010
13 years 7 months ago
Coreference Resolution with Reconcile
Despite the existence of several noun phrase coreference resolution data sets as well as several formal evaluations on the task, it remains frustratingly difficult to compare resu...
Veselin Stoyanov, Claire Cardie, Nathan Gilbert, E...
SDM
2009
SIAM
154views Data Mining» more  SDM 2009»
14 years 6 months ago
AMORI: A Metric-Based One Rule Inducer.
The requirements of real-world data mining problems vary extensively. It is plausible to assume that some of these requirements can be expressed as application-specific performan...
Niklas Lavesson, Paul Davidsson
LREC
2010
260views Education» more  LREC 2010»
13 years 10 months ago
Automatic Detection of Syllable Boundaries in Spontaneous Speech
This paper presents the outline and performance of an automatic syllable boundary detection system. The syllabification of phonemes is performed with a rule-based system, implemen...
Brigitte Bigi, Christine Meunier, Irina Nesterenko...