Sciweavers

1098 search results - page 53 / 220
» A Cost-Effective Clustered Architecture
Sort
View
GRID
2008
Springer
13 years 11 months ago
Grid service hosting on virtual clusters
This paper presents an architecture for service hosting on virtual clusters spanning multiple administrative domains that balances the requirements of application developers and r...
Bobby House, Paul Marshall, Michael Oberg, Henry M...
ASAP
2006
IEEE
108views Hardware» more  ASAP 2006»
14 years 1 months ago
New Schemes in Clustered VLIW Processors Applied to Turbo Decoding
State-of-the-art communication standards make extensive use of Turbo codes. The complex and power consuming designs that currently implement the turbo decoder expose the need for ...
Pablo Ituero, Marisa López-Vallejo
EUROPAR
2008
Springer
13 years 11 months ago
Mapping Heterogeneous Distributed Applications on Clusters
Performance of distributed applications largely depends on the mapping of their components on the underlying architecture. On one mponent-based approaches provide an abstraction su...
Sylvain Jubertie, Emmanuel Melin, Jér&eacut...
CF
2004
ACM
14 years 3 months ago
Integrated temporal and spatial scheduling for extended operand clustered VLIW processors
Centralized register file architectures scale poorly in terms of clock rate, chip area, and power consumption and are thus not suitable for consumer electronic devices. The conse...
Rahul Nagpal, Y. N. Srikant
ICCD
2004
IEEE
122views Hardware» more  ICCD 2004»
14 years 7 months ago
Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures
Network-on-chip (NoC) has been proposed as a solution for the communication challenges of System-on-chip (SoC) design in the nanoscale regime. SoC design offers the opportunity fo...
Krishnan Srinivasan, Karam S. Chatha, Goran Konjev...