Sciweavers

1998 search results - page 126 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
SIGCOMM
2010
ACM
13 years 9 months ago
Detecting the performance impact of upgrades in large operational networks
Networks continue to change to support new applications, improve reliability and performance and reduce the operational cost. The changes are made to the network in the form of up...
Ajay Anil Mahimkar, Han Hee Song, Zihui Ge, Aman S...
IEEEPACT
2002
IEEE
14 years 2 months ago
Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance
Simultaneous Multithreading (SMT) processors achieve high processor throughput at the expense of single-thread performance. This paper investigates resource allocation policies fo...
Gautham K. Dorai, Donald Yeung
CF
2004
ACM
14 years 2 months ago
Predictable performance in SMT processors
Current instruction fetch policies in SMT processors are oriented towards optimization of overall throughput and/or fairness. However, they provide no control over how individual ...
Francisco J. Cazorla, Peter M. W. Knijnenburg, Riz...
EUROSYS
2007
ACM
13 years 11 months ago
Enabling scalability and performance in a large scale CMP environment
Hardware trends suggest that large-scale CMP architectures, with tens to hundreds of processing cores on a single piece of silicon, are iminent within the next decade. While exist...
Bratin Saha, Ali-Reza Adl-Tabatabai, Anwar M. Ghul...
AINA
2008
IEEE
14 years 3 months ago
On Constructing High Performance Overlay for Layered Streaming in Heterogeneous Networks
This paper presents the mechanism and evaluation of a Qos-aware Overlay Construction Approach for Layered Streaming, called OCals. The motivation originates from the lack of overl...
Xin Xiao, Yuanchun Shi, Zhijia Chen, Baopeng Zhang