1998 search results - page 25 / 400 » A Hardware Implementation of PRAM and Its Performance Evalua... |
SECON
2007
IEEE
14 years 3 months ago
2007
IEEE
—Recent progress in Wireless Sensor Networks technology has enabled many complicated real-world applications. Some of the applications demand a non-trivial amount of computation;...
HPDC
2012
IEEE
11 years 11 months ago
2012
IEEE
networking with a layer 2 abstraction provides a powerful model for virtualized wide-area distributed computing resources, including for high performance computing (HPC) on collec...
ASPDAC
2000
ACM
14 years 18 days ago
2000
ACM
- This paper describes the design and implementation of a reconfigurable synchronized dataflow processor (RSDP). The RSDP can configure its hardware to directly represent dataflow ...
SPAA
2010
ACM
14 years 1 months ago
2010
ACM
Transactional Memory (TM) is a promising technique that simplifies parallel programming for shared-memory applications. To date, most TM systems have been designed to efficientl...
MICRO
2003
IEEE
14 years 2 months ago
2003
IEEE
High-performance caches statically pull up the bitlines in all cache subarrays to optimize cache access latency. Unfortunately, such an architecture results in a significant wast...