1998 search results - page 269 / 400 » A Hardware Implementation of PRAM and Its Performance Evalua... |
174
click to vote
CLUSTER
2008
IEEE
16 years 19 days ago
2008
IEEE
Abstract—In addition to its use in local area networks, Ethernet has been used for connecting hosts in the area of highperformance computing. Here, we investigated the impact of ...
172
click to vote
EUROSYS
2011
ACM
14 years 9 months ago
2011
ACM
Buffer caches in operating systems keep active file blocks in memory to reduce disk accesses. Related studies have been focused on how to minimize buffer misses and the caused pe...
214
click to vote
SIGMETRICS
1996
ACM
15 years 10 months ago
1996
ACM
This paper describes Embra, a simulator for the processors, caches, and memory systems of uniprocessors and cache-coherent multiprocessors. When running as part of the SimOS simul...
155
click to vote
SIGMETRICS
1992
ACM
15 years 10 months ago
1992
ACM
To cope with the increasing difference between processor and main memory speeds, modern computer systems use deep memory hierarchies. In the presence of such hierarchies, the perf...
217
click to vote
SIGOPS
2010
15 years 27 days ago
2010
Modern chip-level multiprocessors (CMPs) contain multiple processor cores sharing a common last-level cache, memory interconnects, and other hardware resources. Workloads running ...