Sciweavers

1998 search results - page 43 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
APSEC
2002
IEEE
14 years 2 months ago
A Predictive Performance Model to Evaluate the Contention Cost in Application Servers
In multi-tier enterprise systems, application servers are key components to implement business logic and provide services. To support a large number of simultaneous accesses from ...
Shiping Chen, Ian Gorton
EURONGI
2008
Springer
13 years 10 months ago
Performance Evaluation of DTSN in Wireless Sensor Networks
The guaranteed delivery of critical data is an essential requirement in most Wireless Sensor Network (WSN) applications. The paucity of energy, communication, processing and storag...
Francisco Rocha, António Grilo, Paulo Rog&e...
ITCC
2005
IEEE
14 years 2 months ago
FPGA Implementations of the ICEBERG Block Cipher
— This paper presents FPGA (Field Programmable Gate Array) implementations of ICEBERG, a block cipher designed for reconfigurable hardware implementations and presented at FSE 2...
François-Xavier Standaert, Gilles Piret, Ga...
FPL
2008
Springer
120views Hardware» more  FPL 2008»
13 years 10 months ago
An FPGA-based implementation of the MINRES algorithm
Due to continuous improvements in the resources available on FPGAs, it is becoming increasingly possible to accelerate floating point algorithms. The solution of a system of linea...
David Boland, George A. Constantinides
SBCCI
2005
ACM
114views VLSI» more  SBCCI 2005»
14 years 2 months ago
Traffic generation and performance evaluation for mesh-based NoCs
The designer of a system on a chip (SoC) that connects IP cores through a network on chip (NoC) needs methods to support application performance evaluation. Two key aspects these ...
Leonel Tedesco, Aline Mello, Diego Garibotti, Ney ...