Sciweavers

1998 search results - page 60 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
SBACPAD
2003
IEEE
135views Hardware» more  SBACPAD 2003»
14 years 2 months ago
Adaptive Compressed Caching: Design and Implementation
In this paper, we reevaluate the use of adaptive compressed caching to improve system performance through the reduction of accesses to the backing stores. We propose a new adaptab...
Rodrigo S. de Castro, Alair Pereira do Lago, Dilma...
IPPS
2007
IEEE
14 years 3 months ago
Evaluation of Remote Memory Access Communication on the Cray XT3
This paper evaluates remote memory access (RMA) communication capabilities and performance on the Cray XT3. We discuss properties of the network hardware and Portals networking so...
Vinod Tipparaju, Andriy Kot, Jarek Nieplocha, Moni...
EH
2002
IEEE
112views Hardware» more  EH 2002»
14 years 2 months ago
Evolving Circuits in Seconds: Experiments with a Stand-Alone Board-Level Evolvable System
The purpose of this paper is twofold: first, to illustrate a stand-alone board-level evolvable system (SABLES) and its performance, and second to illustrate some problems that occ...
Adrian Stoica, Ricardo Salem Zebulum, Michael I. F...
PPDP
2000
Springer
14 years 20 days ago
A high performance Erlang system
Erlang is a concurrent functional programming language designed to ease the development of large-scale distributed soft real-time control applications. It has so far been quite su...
Erik Johansson, Mikael Pettersson, Konstantinos F....
SIGMETRICS
2011
ACM
196views Hardware» more  SIGMETRICS 2011»
13 years 4 months ago
Performance analysis of the OP2 framework on many-core architectures
We present a performance analysis and benchmarking study P2 “active” library, which provides an abstraction framework for the solution of parallel unstructured mesh applicatio...
M. B. Giles, Gihan R. Mudalige, Z. Sharif, Graham ...