Search Sciweavers | Sciweavers

3 search results - page 1 / 1

» A High-speed Architecture for Building Hybrid Minds

click to vote

RTAS
1997
IEEE

176views Embedded Systems» more RTAS 1997»

Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches

13 years 12 months ago

Download www.cs.pitt.edu

ÐWith effective packet-scheduling mechanisms, modern integrated networks can support the diverse quality-of-service requirements of emerging applications. However, arbitrating bet...

Sung-Whan Moon, Kang G. Shin, Jennifer Rexford

claim paper

Read More »

click to vote

GLVLSI
2005
IEEE

132views VLSI» more GLVLSI 2005»

FPGA implementation of a modular and pipelined WF scheduler for high speed OC192 networks

14 years 1 months ago

Download hvg.ece.concordia.ca

In this paper we propose an FPGA implementation of a multi protocol Weighted Fair (WF) queuing algorithm able to handle variable length packets targeted for Packet Over Sonet (POS...

Abdallah Merhebi, Otmane Aït Mohamed

claim paper

Read More »

click to vote

ICAART
2011
INSTICC

250views Intelligent Agents» more ICAART 2011»

A High-speed Architecture for Building Hybrid Minds

12 years 11 months ago

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers