Sciweavers

1410 search results - page 154 / 282
» A Logic for Virtual Memory
Sort
View
EUROGP
2008
Springer
128views Optimization» more  EUROGP 2008»
15 years 6 months ago
Hardware Accelerators for Cartesian Genetic Programming
A new class of FPGA-based accelerators is presented for Cartesian Genetic Programming (CGP). The accelerators contain a genetic engine which is reused in all applications. Candidat...
Zdenek Vasícek, Lukás Sekanina
WSC
1997
15 years 6 months ago
Cloning: A Novel Method for Interactive Parallel Simulation
A new scheme for interactively testing what-if and alternative scenarios in parallel simulations is presented. Potential branches or choices can be specified interactively and in...
Maria Hybinette, Richard Fujimoto
CORR
2010
Springer
147views Education» more  CORR 2010»
15 years 4 months ago
Mechanized semantics
The goal of this lecture is to show how modern theorem provers--in this case, the Coq proof assistant--can be used to mechanize the specification of programming languages and their...
Xavier Leroy
FMCO
2004
Springer
120views Formal Methods» more  FMCO 2004»
15 years 10 months ago
A Dynamic Binding Strategy for Multiple Inheritance and Asynchronously Communicating Objects
This paper considers an integration of asynchronous communication, virtual binding, and multiple inheritance. Object orientation is the leading paradigm for concurrent and distribu...
Einar Broch Johnsen, Olaf Owe
ASPDAC
2008
ACM
104views Hardware» more  ASPDAC 2008»
15 years 6 months ago
Low power clock buffer planning methodology in F-D placement for large scale circuit design
Traditionally, clock network layout is performed after cell placement. Such methodology is facing a serious problem in nanometer IC designs where people tend to use huge clock buff...
Yanfeng Wang, Qiang Zhou, Yici Cai, Jiang Hu, Xian...