Sciweavers

1410 search results - page 246 / 282
» A Logic for Virtual Memory
Sort
View
ISLPED
2009
ACM
132views Hardware» more  ISLPED 2009»
15 years 10 months ago
Enabling ultra low voltage system operation by tolerating on-chip cache failures
Extreme technology integration in the sub-micron regime comes with a rapid rise in heat dissipation and power density for modern processors. Dynamic voltage scaling is a widely us...
Amin Ansari, Shuguang Feng, Shantanu Gupta, Scott ...
CEC
2008
IEEE
15 years 10 months ago
Finding liveness errors with ACO
Abstract— Model Checking is a well-known and fully automatic technique for checking software properties, usually given as temporal logic formulae on the program variables. Most o...
J. Francisco Chicano, Enrique Alba
GLVLSI
2008
IEEE
137views VLSI» more  GLVLSI 2008»
15 years 10 months ago
Phase-based cache reconfiguration for a highly-configurable two-level cache hierarchy
Phase-based tuning methodologies specialize system parameters for each application phase of execution. Parameters are varied during execution, as opposed to remaining fixed as in ...
Ann Gordon-Ross, Jeremy Lau, Brad Calder
RSP
2008
IEEE
182views Control Systems» more  RSP 2008»
15 years 10 months ago
From Application to ASIP-based FPGA Prototype: a Case Study on Turbo Decoding
ASIP-based implementations constitute a key trend in SoC design enabling optimal tradeoffs between performance and flexibility. This paper details a case study of an ASIP-based im...
Olivier Muller, Amer Baghdadi, Michel Jéz&e...
RTCSA
2008
IEEE
15 years 10 months ago
CREAM: A Generic Build-Time Component Framework for Distributed Embedded Systems
A component framework plays an important role in CBSD as it determines how software components are developed, packaged, assembled and deployed. A desirable component framework for...
Chetan Raj, Jiyong Park, Jungkeun Park, Seongsoo H...