Sciweavers

1604 search results - page 88 / 321
» A Logical Viewpoint on Architectures
Sort
View
TCAD
2008
112views more  TCAD 2008»
15 years 5 months ago
Exploiting Symmetries to Speed Up SAT-Based Boolean Matching for Logic Synthesis of FPGAs
Boolean matching is one of the enabling techniques for technology mapping and logic resynthesis of Field Programmable Gate Array (FPGA). SAT-based Boolean matching (SAT-BM) has bee...
Yu Hu, Victor Shih, Rupak Majumdar, Lei He
INFOCOM
2010
IEEE
15 years 4 months ago
Overcoming Failures: Fault-tolerance and Logical Centralization in Clean-Slate Network Management
—We investigate the design of a clean-slate control and nt plane for data networks using the abstraction of 4D architecture, utilizing and extending 4D’s concept of logically c...
Hammad Iqbal, Taieb Znati
ISQED
2003
IEEE
303views Hardware» more  ISQED 2003»
15 years 11 months ago
Design and Analysis of Low-Voltage Current-Mode Logic Buffers
- This paper investigates important problems involved in the design of a CML buffer as well as a chain of tapered CML buffers. A new design procedure to systematically design a cha...
Payam Heydari
ADL
1998
Springer
184views Digital Library» more  ADL 1998»
15 years 10 months ago
Logical Information Modeling of Web-Accessible Heterogeneous Digital Assets
This paper introduces the MREF framework for representing and correlating information at a higher semantic level than is possible with Web-based information systems today. The rol...
Kshitij Shah, Amit P. Sheth
ASPDAC
2005
ACM
80views Hardware» more  ASPDAC 2005»
15 years 8 months ago
Synthesis of quantum logic circuits
— The pressure of fundamental limits on classical computation and the promise of exponential speedups from quantum effects have recently brought quantum circuits to the attention...
Vivek V. Shende, Stephen S. Bullock, Igor L. Marko...