Sciweavers

982 search results - page 10 / 197
» A Multiprocessor Communication Architecture For High Speed N...
Sort
View
ICPP
2002
IEEE
14 years 10 days ago
Linux/SimOS - A Simulation Environment for Evaluating High-Speed Communication Systems
This paper presents Linux/SimOS, a Linux operating system port to SimOS, which is a complete machine simulator from Stanford. The motivation for Linux/SimOS is to alleviate the li...
Chulho Won, Ben Lee, Chansu Yu, Sangman Moh, Yong-...
EUROPAR
1997
Springer
13 years 11 months ago
Prefetching and Multithreading Performance in Bus-Based Multiprocessors with Petri Nets
The large latency of memory accesses is a major obstacle in obtaining high processor utilization in large scale shared-memory multiprocessors. Access to remote memory is likely to ...
Edward D. Moreno, Sergio Takeo Kofuji, Marcelo H. ...
ICC
2007
IEEE
127views Communications» more  ICC 2007»
14 years 1 months ago
A Memory Unit for Priority Management in IPSec Accelerators
— This paper introduces a hardware architecture for high speed network processors, focusing on support for Quality of Service in IPSec-dedicated systems. The effort is aimed at d...
Luigi Dadda, Alberto Ferrante, Marco Macchetti
ANCS
2009
ACM
13 years 5 months ago
EINIC: an architecture for high bandwidth network I/O on multi-core processors
This paper proposes a new server architecture EINIC (Enhanced Integrated NIC) for multi-core processors to tackle the mismatch between network speed and host computational capacit...
Guangdeng Liao, Laxmi N. Bhuyan, Danhua Guo, Steve...
INFOCOM
1995
IEEE
13 years 11 months ago
A Fast Bypass Algorithm for High-Speed Networks
In this work we suggest an algorithm that increases the reservation success probability for bursty tra c in high speed networks by adding exibility to the construction of the rout...
Israel Cidon, Raphael Rom, Yuval Shavitt