Sciweavers

3629 search results - page 129 / 726
» A Network Memory Architecture Model and Performance Analysis
Sort
View
AINA
2007
IEEE
14 years 3 months ago
Sim-PowerCMP: A Detailed Simulator for Energy Consumption Analysis in Future Embedded CMP Architectures
Continuous improvements in integration scale have made major microprocessor vendors to move to designs that integrate several processor cores on the same chip. Chip-multiprocessor...
Antonio Flores, Juan L. Aragón, Manuel E. A...
PADS
2005
ACM
14 years 2 months ago
Performance Benchmark of a Parallel and Distributed Network Simulator
Simulation of large-scale networks requires enormous amounts of memory and processing time. One way of speeding up these simulations is to distribute the model over a number of co...
Samson Lee, John Leaney, Tim O'Neill, Mark Hunter
EUROPAR
2009
Springer
14 years 1 months ago
Last Bank: Dealing with Address Reuse in Non-Uniform Cache Architecture for CMPs
In response to the constant increase in wire delays, Non-Uniform Cache Architecture (NUCA) has been introduced as an effective memory model for dealing with growing memory latenci...
Javier Lira, Carlos Molina, Antonio Gonzále...
NCI
2004
198views Neural Networks» more  NCI 2004»
13 years 10 months ago
A "spiking" bidirectional associative memory for modeling intermodal priming
Starting from a modular artificial neural system modelling the integration of several perceptive stimuli, this article proposes a new implementation of the central module performi...
David Meunier, Hélène Paugam-Moisy
JSAC
2006
100views more  JSAC 2006»
13 years 9 months ago
Measuring and Improving the Performance of Network Mobility Management in IPv6 Networks
Measuring the performance of an implementation of a set of protocols and analyzing the results is crucial to understanding the performance and limitations of the protocols in a rea...
Henrik Petander, Eranga Perera, Kun-Chan Lan, Arun...