Sciweavers

3629 search results - page 158 / 726
» A Network Memory Architecture Model and Performance Analysis
Sort
View
IEEEPACT
2003
IEEE
14 years 2 months ago
Constraint Graph Analysis of Multithreaded Programs
This paper presents a framework for analyzing the performance of multithreaded programs using a model called a constraint graph. We review previous constraint graph definitions fo...
Harold W. Cain, Mikko H. Lipasti, Ravi Nair
PE
2008
Springer
173views Optimization» more  PE 2008»
13 years 9 months ago
Improving fairness in a WRED-based DiffServ network: A fluid-flow approach
The DiffServ architecture has been proposed as a scalable approach for upgrading the Internet, adding service differentiation functionalities. However, several aspects of this arc...
Mario Barbera, Alfio Lombardo, Giovanni Schembra, ...
VTC
2008
IEEE
131views Communications» more  VTC 2008»
14 years 3 months ago
Downtilted Base Station Antennas - A Simulation Model Proposal and Impact on HSPA and LTE Performance
— This paper proposes a low-complexity model for vertical antenna radiation patterns, e.g. for inclusion in systemlevel simulations. They can be seen as extensions to the horizon...
Fredrik Gunnarsson, Martin N. Johansson, Anders Fu...
EIT
2008
IEEE
14 years 3 months ago
Architectural support for securing application data in embedded systems
—The rapid growth and pervasive use of embedded systems makes it easier for an adversary to gain physical access to these devices to launch attacks and reverse engineer of the sy...
Olga Gelbart, Eugen Leontie, Bhagirath Narahari, R...
LCPC
2004
Springer
14 years 2 months ago
Trimaran: An Infrastructure for Research in Instruction-Level Parallelism
Trimaran is an integrated compilation and performance monitoring infrastructure. The architecture space that Trimaran covers is characterized by HPL-PD, a parameterized processor a...
Lakshmi N. Chakrapani, John C. Gyllenhaal, Wen-mei...