Sciweavers

3629 search results - page 159 / 726
» A Network Memory Architecture Model and Performance Analysis
Sort
View
PPOPP
2009
ACM
14 years 9 months ago
An efficient transactional memory algorithm for computing minimum spanning forest of sparse graphs
Due to power wall, memory wall, and ILP wall, we are facing the end of ever increasing single-threaded performance. For this reason, multicore and manycore processors are arising ...
Seunghwa Kang, David A. Bader
FCCM
2007
IEEE
111views VLSI» more  FCCM 2007»
14 years 3 months ago
A Structural Object Programming Model, Architecture, Chip and Tools for Reconfigurable Computing
A new platform for reconfigurable computing has an object-based programming model, with architecture, silicon and tools designed to faithfully realize this model. The platform is ...
Michael Butts, Anthony Mark Jones, Paul Wasson
ECBS
2008
IEEE
140views Hardware» more  ECBS 2008»
14 years 3 months ago
Towards Performance Related Decision Support for Model Driven Engineering of Enterprise SOA Applications
Model Driven Performance Engineering (MDPE) enables early performance feedback in a MDE process, in order to avoid late identification of performance problems which could cause si...
Mathias Fritzsche, Wasif Gilani, Ivor T. A. Spence...
CLUSTER
2004
IEEE
14 years 1 months ago
Bandwidth-aware co-allocating meta-schedulers for mini-grid architectures
The interaction of simultaneously co-allocated jobs can often create contention in the network infrastructure of a dedicated computational grid. This contention can lead to degrad...
William M. Jones, Louis W. Pang, Walter B. Ligon I...
GLOBECOM
2006
IEEE
14 years 3 months ago
Fast Stochastic Analysis of P2P File Distribution Architectures
— In this paper we investigate which is the most efficient architecture and protocol that can be used for file distribution. The focus of the analysis is to understand not only...
Damiano Carra, Renato Lo Cigno, Ernst W. Biersack