Sciweavers

3629 search results - page 173 / 726
» A Network Memory Architecture Model and Performance Analysis
Sort
View
AUSAI
2006
Springer
14 years 1 months ago
Robust Character Recognition Using a Hierarchical Bayesian Network
There is increasing evidence to suggest that the neocortex of the mammalian brain does not consist of a collection of specialised and dedicated cortical architectures, but instead ...
John Thornton, Torbjorn Gustafsson, Michael Blumen...
VTC
2006
IEEE
14 years 3 months ago
Performance Analysis for a Two-Ring Distributed MIMO-OFDM System
Distributed MIMO technology is an effective way of dealing with the inter-cell interference problem in single frequency wireless communication networks. This paper studies the gene...
Xiaolin Zhou, Himal A. Suraweera, Jean Armstrong
ICECCS
1998
IEEE
168views Hardware» more  ICECCS 1998»
14 years 1 months ago
The Architecture Tradeoff Analysis Method
This paper presents the Architecture Tradeoff Analysis Method (ATAM), a structured technique for understanding the tradeoffs inherent in design. This method was developed to provi...
Rick Kazman, Mark H. Klein, Mario Barbacci, Thomas...
ISPA
2004
Springer
14 years 2 months ago
HPL Performance Prevision to Intending System Improvement
HPL is a parallel Linpack benchmark package widely adopted in massive cluster system performance test. On HPL data layout among processors, a law to determine block size NB theoret...
Wenli Zhang, Mingyu Chen, Jianping Fan
INFOCOM
1999
IEEE
14 years 1 months ago
High Performance IP Routing Table Lookup using CPU Caching
Wire-speed IP (Internet Protocol) routers require very fast routing table lookup for incoming IP packets. The routing table lookup operation is time consuming because the part of ...
Tzi-cker Chiueh, Prashant Pradhan