1096 search results - page 220 / 220 » A New Approach for Speeding Up Enumeration Algorithms |
213
click to vote
ISPD
2012
ACM
14 years 16 days ago
2012
ACM
Gate sizing in VLSI design is a widely-used method for power or area recovery subject to timing constraints. Several previous works have proposed gate sizing heuristics for power ...