Sciweavers

3480 search results - page 662 / 696
» A New Era of Performance Evaluation
Sort
View
FPGA
2007
ACM
163views FPGA» more  FPGA 2007»
14 years 2 months ago
Improved SAT-based Boolean matching using implicants for LUT-based FPGAs
Boolean matching (BM) is a widely used technique in FPGA resynthesis and architecture evaluation. In this paper we present several improvements to the recently proposed SAT-based ...
Jason Cong, Kirill Minkovich
IPSN
2007
Springer
14 years 2 months ago
The regiment macroprogramming system
The development of high-level programming environments is essential if wireless sensor networks are to be accessible to nonexperts. In this paper, we present the Regiment system, ...
Ryan Newton, Greg Morrisett, Matt Welsh
OOPSLA
2007
Springer
14 years 2 months ago
Using early phase termination to eliminate load imbalances at barrier synchronization points
We present a new technique, early phase termination, for eliminating idle processors in parallel computations that use barrier synchronization. This technique simply terminates ea...
Martin C. Rinard
POLICY
2007
Springer
14 years 2 months ago
An Automated Framework for Validating Firewall Policy Enforcement
The implementation of network security devices such as firewalls and IDSs are constantly being improved to accommodate higher security and performance standards. Using reliable a...
Adel El-Atawy, Taghrid Samak, Zein Wali, Ehab Al-S...
ACSAC
2006
IEEE
14 years 2 months ago
Foreign Code Detection on the Windows/X86 Platform
As new attacks against Windows-based machines emerge almost on a daily basis, there is an increasing need to “lock down” individual users’ desktop machines in corporate comp...
Susanta Nanda, Wei Li, Lap-Chung Lam, Tzi-cker Chi...