Sciweavers

130 search results - page 21 / 26
» A Novel Metric for Interconnect Architecture Performance
Sort
View
SASP
2008
IEEE
183views Hardware» more  SASP 2008»
14 years 1 months ago
Application Acceleration with the Explicitly Parallel Operations System - the EPOS Processor
Different approaches have been proposed over the years for automatically transforming High-Level-Languages (HLL) descriptions of applications into custom hardware implementations. ...
Alexandros Papakonstantinou, Deming Chen, Wen-mei ...
CISIS
2008
IEEE
13 years 9 months ago
Simplified Bluetooth Scatternet Formation Using Maximal Independent Sets
Bluetooth standard allows the creation of piconets, with one node serving as its master and up to seven nodes serving as slaves. A Bluetooth ad hoc network can also be formed by in...
Nejib Zaguia, Ivan Stojmenovic, Yassine Daadaa
ATAL
2010
Springer
13 years 8 months ago
UAV swarm coordination using cooperative control for establishing a wireless communications backbone
In this paper, we present a mechanism to fly a swarm of UAVs with the aim of establishing a wireless backbone over a pre-specified area. The backbone is aimed at connecting interm...
Achudhan Sivakumar, Colin Keng-Yan Tan
CODES
2009
IEEE
13 years 11 months ago
TotalProf: a fast and accurate retargetable source code profiler
Profilers play an important role in software/hardware design, optimization, and verification. Various approaches have been proposed to implement profilers. The most widespread app...
Lei Gao, Jia Huang, Jianjiang Ceng, Rainer Leupers...
ICS
2009
Tsinghua U.
14 years 1 months ago
Dynamic cache clustering for chip multiprocessors
This paper proposes DCC (Dynamic Cache Clustering), a novel distributed cache management scheme for large-scale chip multiprocessors. Using DCC, a per-core cache cluster is compri...
Mohammad Hammoud, Sangyeun Cho, Rami G. Melhem